Abstract-In this paper the main mechanisms that lead the turn on of the parasitic bipolar transistor of a grounded gate nMOS transistor (ggnM0S) under TLP stress have been analyzed in detail in the sub-nanoseconds range by means of a mixed-mode simulator. We showed that the breakdown voltage of the ggnMOS measured in static conditions would underestimate the maximum voltage across the protection structure obtained by TLP stress, depending on the rise-time of the applied pulse.
I. INTRODUCTION
In CMOS technology the protection against ESD events is usually realized with grounded gate nMOS transistors (ggnMOS) in snapback conduction mode. This mode is reached in thls way: when a positive pulse (ESD) is applied to the drain junction (n*/p substrate), it is forced in reverse biasing until, eventually, it reaches its breakdown. In this condition holeelectron pairs are generated inside the depletion region because of the high value of the electric field: electrons are collected at the drain contact while the holes are collected at the substrate (grounded), increasing its potential with respect to the source junction When this local potential is lugli enough to forward biasing the source-substrate junction, electrons are injected froin the source to the drain. If this parasitic bipolar structure @rain=Collector; Substrate=Base; Source=Emnitter) has got a forward gain high enough, it can provide its own base current, keeping the structure self-biased. Then, in tlus condition, the stress current associated to an ESD event is entirely sustained by the parasitic bipolar transistor. The characterizing parameters of this protection structure are: VTI, turn-on voltage of the parasitic bipolar transistor associated to the structure; VHOLDING, corresponding to the ininimuin clamp voltage across the protection device; toN. switching on time of the protection structure; In, current at wlucli the protection structure goes in 2"d breakdown ("thermal breakdown") that leads to irreversible damage [ [2] . In TLP a constant high current pulse is forced into the structure under test: with 100 ns. of pulse duration, this test has been proven to be equivalent (i.e., inducing the same kind of failure) to an Human Body Model (HBM) pulse 131, which is the most standardized test for ESD protection structures. The TLP rise-time depends upon the parasitic elements in the measurement set-up and is normally in the order of few nsec. even if it may be much shorter (< 1 nsec.). We investigated on the effects of reducing the rise-time of the TLP on Vmx. As we will show in this papcr, this value of Vis strongly dependent on the rise-time of the applied TLP, leading to a underestimation of its value in the case of very fast TLM compared with the same value of Vux obtained by DC characterization Between t=tA and f=tB the flow of holes current in the source direction takes place, reducing the electric field. Between t ' t B and t=k the holes current starts to be enough near to the source junction to bias the substrate (base) compared to the source (emitter) a n 4 therefore, increasing the electric field. In t=tc the sourcehubstrate junction (basdemnitter) is forward biased and it starts to inject electrons in the substrate in the direction of the drain. When these electrons reach the drain junction, the parasitic bipolar is virtually switched on (holding voltage). This last mechanism is confimied from the increase of the time necessary to reach the holding voltage increasing the gate length (increase of the average base transit time, [7] , (Figure 6 ). As a confirination that the main mechanism in the transient behavior is tlie holes injection for capacitative effect, we noticed that the voltage across tlle device does not vary sigxuficantly with the amplitude of the stress applied Note that when the rise-time corresponds to 5 mec. (Le., in the range of the nominal TLP test), tlie maximum voltage is exactly corresponding to the one obtained from the static DC characteristic.
IV. CONCLLJSIONS
We showed how during the switching on time of the parasitic bipolar transistor it is possible to reach voltages even exceeding the breakdown voltage of the draidsubstrate junction measured in DC conditions. Ths phenomenon has been explained to be caused by the loadmg of the overlap capacitance with holes displaced by capacitative effect (dV/dt). This is also confirmed by the dependence of the maximum reached voltage on the risetime of the applied pulse. 
